View ISL6430_237759.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL6430
Data Sheet July 2003 FN9017.2
Single Sync Buck PWM Controller for Broadband Gateway Applications
The ISL6430 provides complete control and protection for a DC-DC converter optimized for high-performance broadband gateway applications. It is designed to drive two N Channel MOSFETs in a synchronous-rectified buck topology. The ISL6430 integrates all of the control, output adjustment, monitoring and protection functions into a single package. The output voltage of the converter can be precisely regulated to as low as 1.27V, with a maximum tolerance of 1% over temperature and line voltage variations. The ISL6430 provides simple, single feedback loop, voltagemode control with fast transient response. It includes a 200kHz free-running triangle-wave oscillator that is adjustable from below 50kHz to over 1MHz. The error amplifier features a 15MHz gain-bandwidth product and 6V/s slew rate which enables high converter bandwidth for fast transient performance. The resulting PWM duty ratio ranges from 0% to 100%. The ISL6430 protects against over-current conditions by inhibiting PWM operation. The ISL6430 monitors the current by using the rDS(ON) of the upper MOSFET which eliminates the need for a current sensing resistor.
Features
* Drives Two N-Channel MOSFETs * Operates From +5V or +12V Input * Simple Single-Loop Control Design - Voltage-Mode PWM Control * Fast Transient Response - High-Bandwidth Error Amplifier - Full 0% to 100% Duty Ratio * Excellent Output Voltage Regulation - 1.27V Internal Reference - 1% Over Line Voltage and Temperature * Over-Current Fault Monitor - Does Not Require Extra Current Sensing Element - Uses MOSFETs rDS(ON) * Small Converter Size - Constant Frequency Operation - 200kHz Free-Running Oscillator Programmable from 50kHz to Over 1MHz * 14-Lead SOIC and 16-Lead QFN
Applications
* Cable Modems, Set-Top Boxes and DSL Modems * DSP and Core Communications Processor Supplies
Ordering Information
TEMP. PART NUMBER RANGE (oC) ISL6430CB ISL6430CR 0 to 70 0 to 70 PACKAGE 14 Ld SOIC 16 Ld QFN PKG. DWG. # M14.15 L16.5x5B
* High-Power 5V Input DC-DC Regulators * Low-Voltage Distributed Power Supplies
Add -T suffix to either option for tape and reel packaging.
Pinout
ISL6430 (SOIC) TOP VIEW
RT OCSET SS COMP FB EN GND 1 2 3 4 5 6 7 14 VCC SS 13 PVCC 12 LGATE 11 PGND 10 BOOT 9 8 UGATE PHASE NC COMP FP EN 1 2 3 4 5 NC 6 GND 7 PHASE 8 UGATE 12 11 10 9 PVCC LGATE PGND BOOT
ISL6430 (QFN) TOP VIEW
OCSET VCC 13
16
15
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2003. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
RT 14
ISL6430 Typical Application
12V VCC OCSET MONITOR AND PROTECTION EN BOOT RT +5V OR +12V
SS
OSC ISL6430 REF +
UGATE PHASE +VO PVCC LGATE PGND GND +12V
FB
+ COMP
Block Diagram
VCC
POWER-ON RESET (POR) 10A OCSET + OVERCURRENT 4V SOFTSTART
EN
SS BOOT UGATE PHASE
200A
1.27 VREF REFERENCE + ERROR AMP
PWM COMPARATOR + INHIBIT PWM
GATE CONTROL LOGIC
PVCC LGATE PGND
FB COMP
GND RT OSCILLATOR
2
ISL6430
Absolute Maximum Ratings
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +15.0V Boot Voltage, VBOOT - VPHASE . . . . . . . . . . . . . . . . . . . . . . +15.0V Input, Output or I/O Voltage . . . . . . . . . . . . GND -0.3V to VCC +0.3V ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 2
Thermal Information
Thermal Resistance JA (oC/W) JC (oC/W) SOIC Package (Note 1) . . . . . . . . . . . . 67 N/A QFN Package (Note 2). . . . . . . . . . . . . 35 5 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300oC (SOIC Lead tips only) For Recommended soldering conditions see Tech Brief TB389.
Operating Conditions
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . +12V 10% Ambient Temperature Range. . . . . . . . . . . . . . . . . . . . . 0oC to 70oC Junction Temperature Range . . . . . . . . . . . . . . . . . . . 0oC to 125oC
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE: 1. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 2. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. JC, the "case temp" is measured at the center of the exposed metal pad on the package underside. See Tech Brief TB379.
Electrical Specifications
PARAMETER VCC SUPPLY CURRENT Nominal Supply Shutdown Supply POWER-ON RESET Rising VCC Threshold Falling VCC Threshold Enable - Input threshold Voltage Rising VOCSET Threshold OSCILLATOR Free Running Frequency Total Variation Ramp Amplitude REFERENCE Reference Voltage ERROR AMPLIFIER DC Gain Gain-Bandwidth Product Slew Rate GATE DRIVERS Upper Gate Source Upper Gate Sink Lower Gate Source Lower Gate Sink PROTECTION OCSET Current Source Soft Start Current
Recommended operating conditions, unless otherwise noted. SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
ICC
EN = VCC; UGATE and LGATE Open EN = 0V
-
5 50
100
mA A
VOCSET = 4.5VDC VOCSET = 4.5VDC VOCSET = 4.5VDC
8.2 0.8 -
1.27
10.4 2.0 -
V V V V
RT = OPEN, VCC = 12 6k < RT to GND < 200k VOSC RT = OPEN
185 -15 -
200 1.9
215 +15 -
kHz % VP-P
1.258
1.270
1.282
V
GBW SR COMP = 10pF -
88 15 6
-
dB MHz V/s
IUGATE RUGATE ILGATE RLGATE
VBOOT - VPHASE = 12V, VUGATE = 6V ILGATE = 0.3A VCC = 12V, VLGATE = 6V ILGATE = 0.3A
350 300 -
500 5.5 450 3.5
10 6.5
mA mA
IOCSET ISS
VOCSET = 4.5VDC
170 -
200 10
230 -
A A
3
ISL6430 Typical Performance Curves
80 70 1000 RESISTANCE (k) RT PULLUP TO +12V IVCC (mA) 60 CGATE = 3300pF 50 40 30 20 10 0 100 200 CGATE = 10pF 300 400 500 600 700 800 SWITCHING FREQUENCY (kHz) 900 1000 CGATE = 1000pF
100 RT PULLDOWN TO VSS 10
10
100 SWITCHING FREQUENCY (kHz)
1000
FIGURE 1. RT RESISTANCE vs FREQUENCY
FIGURE 2. BIAS SUPPLY CURRENT vs FREQUENCY
Functional Pin Description
RT
This pin provides oscillator switching frequency adjustment. By placing a resistor (RT) from this pin to GND, the nominal 200kHz switching frequency is increased according to the following equation:
5 * 10 Fs 200kHz + -------------------R T ( k )
6
EN
This pin is the open-collector enable pin. Pull this pin below 1V to disable the converter. In shutdown, the soft start pin is discharged and the UGATE and LGATE pins are held low.
GND
Signal ground for the IC. All voltage levels are measured with respect to this pin.
(RT to GND)
PHASE
Connect the PHASE pin to the upper MOSFET source. This pin is used to monitor the voltage drop across the MOSFET for over-current protection. This pin also provides the return path for the upper gate drive.
Conversely, connecting a pull-up resistor (RT) from this pin to VCC reduces the switching frequency according to the following equation.:
4 * 10 Fs 200kHz - -------------------R T ( k )
7
(RT to 12V)
UGATE
Connect UGATE to the upper MOSFET gate. This pin provides the gate drive for the upper MOSFET.
OCSET
Connect a resistor (ROCSET) from this pin to the drain of the upper MOSFET. ROCSET, an internal 200A current source (IOCS), and the upper MOSFET on-resistance (rDS(ON)) set the converter over-current (OC) trip point according to the following equation:
I OCS * R OCSET I PEAK = ------------------------------------------r DS ( ON )
BOOT
This pin provides bias voltage to the upper MOSFET driver. A bootstrap circuit may be used to create a BOOT voltage suitable to drive a standard N-Channel MOSFET.
PGND
This is the power ground connection. Tie the lower MOSFET source to this pin.
An over-current trip cycles the soft-start function.
LGATE
Connect LGATE to the lower MOSFET gate. This pin provides the gate drive for the lower MOSFET.
SS
Connect a capacitor from this pin to ground. This capacitor, along with an internal 10A current source, sets the softstart interval of the converter.
PVCC
Provide a bias supply for the lower gate drive to this pin.
COMP and FB
COMP and FB are the available external pins of the error amplifier. The FB pin is the inverting input of the error amplifier and the COMP pin is the error amplifier output. These pins are used to compensate the voltage-control feedback loop of the converter. 4
VCC
Provide a 12V bias supply for the chip to this pin.
ISL6430 Functional Description
Initialization
The ISL6430 automatically initializes upon receipt of power. Special sequencing of the input supplies is not necessary. The Power-On Reset (POR) function continually monitors the input supply voltages and the enable (EN) pin. The POR monitors the bias voltage at the VCC pin and the input voltage (VIN) on the OCSET pin. The level on OCSET is equal to VIN Less a fixed voltage drop (see over-current protection). With the EN pin held to VCC, the POR function initiates soft start operation after both input supply voltages exceed their POR thresholds. For operation with a single +12V power source, VIN and VCC are equivalent and the +12V power source must exceed the rising VCC threshold before POR initiates operation. The Power-On Reset (POR) function inhibits operation with the chip disabled (EN pin low). With both input supplies above their POR thresholds, transitioning the EN pin high initiates a soft start interval. voltage and the output voltage is in regulation. This method provides a rapid and controlled output voltage rise.
SOFT-START OUTPUT INDUCTOR
4V 2V 0V 15A 10A 5A 0A
TIME (20ms/DIV)
FIGURE 4. OVER-CURRENT OPERATION
Soft Start
The POR function initiates the soft start sequence. An internal 10A current source charges an external capacitor (CSS) on the SS pin to 4V. Soft start clamps the error amplifier output (COMP pin) and reference input (+ terminal of error amp) to the SS pin voltage. Figure 3 shows the soft start interval with CSS = 0.1F.
Over-Current Protection
The over-current function protects the converter from a shorted output by using the upper MOSFETs on-resistance, rDS(ON) to monitor the current. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor. The over-current function cycles the soft-start function in a hiccup mode to provide fault protection. A resistor (ROCSET) programs the over-current trip level. An internal 200A (typical) current sink develops a voltage across ROCSET that is reference to VIN. When the voltage across the upper MOSFET (also referenced to VIN) exceeds the voltage across ROCSET, the over-current function initiates a softstart sequence. The soft-start function discharges CSS with a 10A current sink and inhibits PWM operation. The softstart function recharges CSS, and PWM operation resumes with the error amplifier clamped to the SS voltage. Should an overload occur while recharging CSS, the soft start function inhibits PWM operation while fully charging CSS to 4V to complete its cycle. Figure 4 shows this operation with an overload condition. Note that the inductor current increases to over 15A during the CSS charging interval and causes an over-current trip. The converter dissipates very little power with this method. The measured input power for the conditions of Figure 4 is 2.5W. The over-current function will trip at a peak inductor current (IPEAK) determined by:
I OCSET * R OCSET I PEAK = -------------------------------------------------r DS ( ON )
SOFT-START (1V/DIV)
0V 0V t1 t2
OUTPUT VOLTAGE (1V/DIV)
t3
TIME (5ms/DIV)
FIGURE 3. SOFT-START INTERVAL
Initially the clamp on the error amplifier (COMP pin) controls the converter's output voltage. At t1 in Figure 3, the SS voltage reaches the valley of the oscillator's triangle wave. The oscillator's triangular waveform is compared to the ramping error amplifier voltage. This generates PHASE pulses of increasing width that charge the output capacitor(s). This interval of increasing pulse width continues to t2. With sufficient output voltage, the clamp on the reference input controls the output voltage. This is the interval between t2 and t3 in Figure 3. At t3 the SS voltage exceeds the reference 5
where IOCSET is the internal OCSET current source (200A - typical). The OC trip point varies mainly due to the MOSFETs rDS(ON) variations. To avoid over-current tripping
ISL6430
in the normal operating load range, find the ROCSET resistor from the equation above with: 1. The maximum rDS(ON) at the highest junction temperature. 2. The minimum IOCSET from the specification table. 3. Determine I PEAK for I PEAK > I OUT ( MAX ) + ( I ) 2 where I is the output inductor ripple current. For an equation for the ripple current see the section under component guidelines titled `Output Inductor Selection'. A small ceramic capacitor should be placed in parallel with ROCSET to smooth the voltage across ROCSET in the presence of switching noise on the input voltage.
ISL6430 SS +12V VCC CSS GND CVCC Q2 CO
,
Figure 6 shows the circuit traces that require additional layout consideration. Use single point and ground plane construction for the circuits shown. Minimize any leakage current paths on the SS PIN and locate the capacitor, Css close to the SS pin because the internal current source is only 10A. Provide local VCC decoupling between VCC and GND pins. Locate the capacitor, CBOOT as close as practical to the BOOT and PHASE pins.
BOOT CBOOT PHASE LOAD VOUT CO ESR (PARASITIC) ZFB VE/A +VIN D1 Q1 LO VOUT
Application Guidelines
Layout Considerations
As in any high frequency switching converter, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces. The critical components should be located as close together as possible using ground plane construction or single point grounding.
VIN
FIGURE 6. PRINTED CIRCUIT BOARD SMALL SIGNAL LAYOUT GUIDELINES
VIN OSC PWM COMPARATOR VOSC + DRIVER DRIVER LO PHASE
ISL6430
UGATE PHASE
Q1
LO
VOUT
+ ERROR AMP
ZIN REFERENCE
LGATE PGND
Q2
D2
CO
LOAD
CIN
DETAILED COMPENSATION COMPONENTS ZFB C2 C1 R2 C3 ZIN R3 R1 FB VOUT
RETURN
FIGURE 5. PRINTED CIRCUIT BOARD POWER AND GROUND PLANES OR ISLANDS
COMP
Figure 5 shows the critical power components of the converter. To minimize the voltage overshoot the interconnecting wires indicated by heavy lines should be part of ground or power plane in a printed circuit board. The components shown in Figure 6 should be located as close together as possible. Please note that the capacitors CIN and CO each represent numerous physical capacitors. Locate the ISL6430 within 3 inches of the MOSFETs, Q1 and Q2. The circuit traces for the MOSFETs' gate and source connections from the ISL6430 must be sized to handle up to 1A peak current.
+ ISL6430 REF
FIGURE 7. VOLTAGE - MODE BUCK CONVERTER COMPENSATION DESIGN
6
ISL6430
Feedback Compensation
Figure 7 highlights the voltage-mode control loop for a synchronous-rectified buck converter. The output voltage (Vout) is regulated to the Reference voltage level. The error amplifier (Error Amp) output (VE/A) is compared with the oscillator (OSC) triangular wave to provide a pulse-width modulated (PWM) wave with an amplitude of VIN at the PHASE node. The PWM wave is smoothed by the output filter (LO and CO). The modulator transfer function is the small-signal transfer function of Vout/VE/A. This function is dominated by a DC Gain and the output filter (LO and CO), with a double pole break frequency at FLC and a zero at FESR. The DC Gain of the modulator is simply the input voltage (VIN) divided by the peak-to-peak oscillator voltage VOSC. constructed on the log-log graph of Figure 8 by adding the Modulator Gain (in dB) to the Compensation Gain (in dB). This is equivalent to multiplying the modulator transfer function to the compensation transfer function and plotting the gain.
100 80 60 GAIN (dB) 40 20 0 -20 -40 FLC -60 10 100 1K 10K FESR 100K 1M 10M MODULATOR GAIN 20LOG (R2/R1) OPEN LOOP ERROR AMP GAIN
FZ1 FZ2
FP1
FP2
20LOG (VIN/VOSC) COMPENSATION GAIN CLOSED LOOP GAIN
Modulator Break Frequency Equations
1 F LC = -------------------------------------2 * L O * C O 1 F ESR = -------------------------------------------2 * ( ESR * C O )
FREQUENCY (Hz)
The compensation network consists of the error amplifier (internal to the ISL6430) and the impedance networks ZIN and ZFB. The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency (f0dB) and adequate phase margin. Phase margin is the difference between the closed loop phase at f0dB and 180o. The equations below relate the compensation network's poles, zeros and gain to the components (R1, R2, R3, C1, C2, and C3) in Figure 8. Use these guidelines for locating the poles and zeros of the compensation network:
FIGURE 8. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
The compensation gain uses external impedance networks ZFB and ZIN to provide a stable, high bandwidth (BW) overall loop. A stable control loop has a gain crossing with 20dB/decade slope and a phase margin greater than 45o. Include worst case component variations when determining phase margin.
Component Selection Guidelines
Output Capacitor Selection
An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout. Modern microprocessors produce transient load rates above 1A/ns. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (effective series resistance) and voltage rating requirements rather than actual capacitance requirements. High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements. For example, Intel recommends that the high frequency decoupling for the Pentium Pro be composed of at least forty (40) 1.0F ceramic capacitors in the 1206 surface-mount package.
Compensation Break Frequency Equations
1 F Z1 = ---------------------------------2 * R 2 * C1 1 F Z2 = ----------------------------------------------------2 * ( R1 + R3 ) * C3 1 F P1 = -----------------------------------------------------C1 * C2 2 * R2 * --------------------- C1 + C2 1 F P2 = ---------------------------------2 * R3 * C3
1. Pick Gain (R2/R1) for desired converter bandwidth 2. Place 1ST Zero Below Filter's Double Pole (~75% FLC) 3. Place 2ND Zero at Filter's Double Pole 4. Place 1ST Pole at the ESR Zero 5. Place 2ND Pole at Half the Switching Frequency 6. Check Gain against Error Amplifier's Open-Loop Gain 7. Estimate Phase Margin - Repeat if Necessary Figure 8 shows an asymptotic plot of the DC-DC converter's gain vs frequency. The actual Modulator Gain has a high gain peak do to the high Q factor of the output filter and is not shown in Figure 8. Using the above guidelines should give a Compensation Gain similar to the curve plotted. The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at FP2 with the capabilities of the error amplifier. The Closed Loop Gain is
7
ISL6430
Use only specialized low-ESR capacitors intended for switching-regulator applications for the bulk capacitors. The bulk capacitor's ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the equivalent series inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Work with your capacitor supplier and measure the capacitor's impedance with frequency to select a suitable component. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor. equations at the minimum and maximum output levels for the worst case response time.
Input Capacitor Selection
Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current needed each time Q1 turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of Q1 and the source of Q2. The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current rating requirement for the input capacitor of a buck regulator is approximately 1/2 the DC load current. For a through hole design, several electrolytic capacitors (Panasonic HFQ series or Nichicon PL series or Sanyo MVGX or equivalent) may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge-current at power-up. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested.
Output Inductor Selection
The output inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by the following equations:
V IN - V OUT V OUT I = ------------------------------- * --------------Fs x L V IN
VOUT= I x ESR
Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient. One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the ISL6430 will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required. The response time to a transient is different for the application of load and the removal of load. The following equations give the approximate response time interval for application and removal of a transient load:
L O x I TRAN t RISE = ------------------------------V IN - V OUT L O x I TRAN t FALL = -----------------------------V OUT
MOSFET Selection/Considerations
The ISL6430 requires 2 N-Channel power MOSFETs. These should be selected based upon rDS(ON), gate supply requirements, and thermal management requirements. In high-current applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss components; conduction loss and switching loss. The conduction losses are the largest component of power dissipation for both the upper and the lower MOSFETs. These losses are distributed between the two MOSFETs according to duty factor (see the equations below). Only the upper MOSFET has switching losses, since the Schottky rectifier clamps the switching node before the synchronous rectifier turns on. PUPPER = IO2 x rDS(ON) x D + 1 Io x VIN x tSW x Fs 2 PLOWER = IO2 x rDS(ON) x (1 - D) Where: D is the duty cycle = VO / VIN, tSW is the switching interval, and Fs is the switching frequency.
where: ITRAN is the transient load current step, tRISE is the response time to the application of load, and tFALL is the response time to the removal of load. With a +5V input source, the worst case response time can be either at the application or removal of load and dependent upon the output voltage setting. Be sure to check both of these
8
ISL6430
These equations assume linear voltage-current transitions and do not adequately model power loss due the reverserecovery of the lower MOSFETs body diode. The gate-charge losses are dissipated by the ISL6430 and don't heat the MOSFETs. However, large gate-charge increases the switching interval, tSW which increases the upper MOSFET switching losses. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow. Standard-gate MOSFETs are normally recommended for use with the ISL6430. However, logic-level gate MOSFETs can be used under special circumstances. The input voltage, upper gate drive level, and the MOSFETs absolute gate-tosource voltage rating determine whether logic-level MOSFETs are appropriate. Figure 9 shows the upper gate drive (BOOT pin) supplied by a bootstrap circuit from VCC . The boot capacitor, CBOOT develops a floating supply voltage referenced to the PHASE pin. This supply is refreshed each cycle to a voltage of VCC less the boot diode drop (VD) when the lower MOSFET, Q2 turns on. A logic-level MOSFET can only be used for Q1 if the MOSFETs absolute gate-to-source voltage rating exceeds the maximum voltage applied to VCC . For Q2, a logic-level MOSFET can be used if its absolute gate-tosource voltage rating exceeds the maximum voltage applied to PVCC.
+12V DBOOT + VCC VD +5V OR +12V
Figure 10 shows the upper gate drive supplied by a direct connection to VCC . This option should only be used in converter systems where the main input voltage is +5 VDC or less. The peak upper gate-to-source voltage is approximately VCC less the input supply. For +5V main power and +12 VDC for the bias, the gate-to-source voltage of Q1 is 7V. A logic-level MOSFET is a good choice for Q1 and a logic-level MOSFET can be used for Q2 if its absolute gate-to-source voltage rating exceeds the maximum voltage applied to PVCC.
+12V +5V OR LESS VCC BOOT UGATE PHASE +5V OR +12V Q2 D2 NOTE: VG-S PVCC Q1 NOTE: VG-S VCC - 5V
ISL6430
PVCC +
LGATE PGND GND
FIGURE 10. UPPER GATE DRIVE - DIRECT VCC DRIVE OPTION
Schottky Selection
Rectifier D2 is a clamp that catches the negative inductor swing during the dead time between turning off the lower MOSFET and turning on the upper MOSFET. The diode must be a Schottky type to prevent the lossy parasitic MOSFET body diode from conducting. It is acceptable to omit the diode and let the body diode of the lower MOSFET clamp the negative inductor swing, but efficiency will drop one or two percent as a result. The diode's rated reverse breakdown voltage must be greater than the maximum input voltage.
BOOT
ISL6430
UGATE PHASE
CBOOT
Q1
NOTE: VG-S VCC - VD
+5V PVCC OR +12V + LGATE PGND GND Q2 D2 NOTE: VG-S PVCC
FIGURE 9. UPPER GATE DRIVE - BOOTSTRAP OPTION
9
ISL6430 ISL6430 DC-DC Converter Application Circuit
The figure below shows an application circuit of a DC-DC Converter for a microprocessor application. Detailed information on the circuit, including a complete Bill-ofMaterials and circuit board description, can be found in application note AN9974. See Intersil's home page on the web: www.intersil.com.
12VCC VIN C1-3 3x 680F RTN C17-18 2x 1F 1206
R7 10k ENABLE
C12 1F 1206 6 SS 3 RT 1
C19 VCC 14 MONITOR AND PROTECTION 2 OCSET 10 BOOT Q1 OSC 9 UGATE 8 PHASE 13 PVCC 12 LGATE 11 PGND 7 GND JP1 Q2 CR2 MBR 340 C6-9 4x 1000F RTN U1 ISL6430 -+ + 4 COMP 1000pF R6 3.01k CR1 4148
PHASE TP2 C20 0.1F L1 VOUT
C13 0.1F
R1 SPARE REF
FB R2 1k
5
+ + -C14
33pF C15 R5 0.01F 15k C16 R3 1k SPARE R4 SPARE
COMP TP1
Component Selection Notes:
C1-C3 - 3 each 680F 25W VDC, Sanyo MV-GX or equivalent C6-C9 - 4 each 1000F 6.3W VDC, Sanyo MV-GX or equivalent L1 - Core: Micrometals T50-52B; Winding: 10 Turns of 17AWG CR1 - 1N4148 or equivalent CR2 - 3A, 40V Schottky, Motorola MBR340 or equivalent Q1, Q2 - Intersil MOSFET; RFP25N05 FIGURE 11. DC-DC CONVERTER APPLICATION CIRCUIT
10
ISL6430 Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)
L16.5x5B
16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VHHB ISSUE C) MILLIMETERS SYMBOL A A1 A2 A3 b D D1 D2 E E1 E2 e k L L1 N Nd Ne P 0.25 0.35 2.95 2.95 0.28 MIN 0.80 NOMINAL 0.90 0.20 REF 0.33 5.00 BSC 4.75 BSC 3.10 5.00 BSC 4.75 BSC 3.10 0.80 BSC 0.60 16 4 4 0.60 12 0.75 0.15 3.25 3.25 0.40 MAX 1.00 0.05 1.00 NOTES 9 9 5, 8 9 7, 8 9 7, 8 8 10 2 3 3 9 9 Rev. 1 10/02 NOTES: 1. Dimensioning and tolerancing conform to ASME Y14.5-1994. 2. N is the number of terminals. 3. Nd and Ne refer to the number of terminals on each D and E. 4. All dimensions are in millimeters. Angles are in degrees. 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389. 9. Features and dimensions A2, A3, D1, E1, P & are present when Anvil singulation method is used and not present for saw singulation. 10. Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.
11
ISL6430 Small Outline Plastic Packages (SOIC)
N INDEX AREA E -B1 2 3 SEATING PLANE -AD -CA h x 45o H 0.25(0.010) M BM
M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A
L
MILLIMETERS MIN 1.35 0.10 0.33 0.19 8.55 3.80 5.80 0.25 0.40 14 0o MAX 1.75 0.25 0.51 0.25 8.75 4.00 6.20 0.50 1.27 8o NOTES 9 3 4 5 6 7 Rev. 0 12/93
MIN 0.0532 0.0040 0.013 0.0075 0.3367 0.1497 0.2284 0.0099 0.016 14 0o
MAX 0.0688 0.0098 0.020 0.0098 0.3444 0.1574 0.2440 0.0196 0.050 8o
A1 B C D E

A1 0.10(0.004) C
e
B 0.25(0.010) M C AM BS
e H h L N
0.050 BSC
1.27 BSC
NOTES: 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. "L" is the length of terminal for soldering to a substrate. 7. "N" is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch). 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 12

▲Up To Search▲

Price & Availability of ISL6430

	To Download ISL6430 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .